GENTEST, ...) have been developed for inclusion in CAD suites. 'Two main techniques are classically used to generate test vectors for circuits, namely, the deterministic approach and the simulation-based approach. The simulation-based approach may use either random or genetic [Saa94, Pri94, Rid951 generation. In some cases both techniques are found to be combined in the same tool, in others they are separated.
It seems that no single technique gives the best results for all the test cases. Taking this fact into account, we decided to develop a new Sequential-ATIWG, the strcalled MOSAIC tool, which aims at being able to cope with industrial circuits. The designs targeted are real designs, which may or may riot be provided with partial scan. This means that some sequential elements are not included in scan chains. In addition to this, dcpending on the circuit A. Dargelas is supported by ANRT grant no 625/04 under consideration, the sequential elements (FFs) may or may not be provided with reset facilities. Normally, an initialization sequence is given by the designer to set the circuit into its reset state, but there are some exceptions that we have to deal with. As a consequence we do not assume a reset state for these sequential elements.
The fundamental concepts on which our approach is based originates mainly from the basic works of Fujiwara and Shimono [Fuj83] o n the FAN algorithm and Gouder and Kaibel [Gou9l] on the CONSEQUENT model. Difkrent strategies we have used are derived from various papers : [Che88a, Sch88, Sch89, Nie91, Lee91, 011091, Ke193 1. Section I1 describes the techniques commonly used in test generation and explains the way we have modified these techniques in MOSAIC, Section 111 exposes our implementation of the Multiple Strategy technique derived from [Min89j, and Section IV describes our approach for sequential circuits. Section V discusses Strategy choices, then, Section VI presents the MOSAIC results obtained o n ISCAS89 benchmark circuits. Lastly, Section VI1 gives conclusions and proposes some future extensions.
I1 / Basic Techniques
The various techniques presented in this section are not limited to combinational circuits. They are used with the iterative array representation of sequ. circuits [Abr90] . ... gives the final system. The advantages of this system are multiple. First, the precision of the unspecified values is increased by the fact that x( ...) is never totally unspecified. The value of x( ...) is specified during the generation and reaches a completely specified value at the end. This makes it possible to detect conflicts earlier, and guides heuristics such as Multiple Backtrace [Fuj83] more powerfully. This value system makes it possible to deal with the non resettable sequential circuit pioblem owing to the U value which represents the value present on the output of a flip-flop after power-up, when no reset is available and no value can be justified for this flip-flop. This value cannot be replaced by any other, thus preventing the prospect of forbidden search-space branches.
/ Value system

/ Multiple Backtrace
The FAN algorithm of Fujiwara and Shimono [Fuj83] includes the Multiple-Backtrace concept. This procedure allows the simultaneous satisfaction of a set of objectives instead of a single one, as Single Backtrace does. The Multiple-Backtrace process is used in MOSAIC with modifications that allow it to fit our value system. Every primitive has a Multiple-Backtrace inference method lo fill the 6 counters nog, n 1 g, nZg, nob, nlb, and nZb (g for good machine, b for bad). This defines a new objective by the 7-uplet (objective-gate, nog, nlg, nZg, nub, nlb, nZb). Our Multiple Backtrace does not slop on a head line as in the original version, since this concept has only a Fringing effect for huge looping circuits. Throughout this paper it should be taken into consideration that the Multiple Backtrace is made through all the allocated time frames from obiectives towards Ci) urimarv inputs (PIS) in all time frames and (ii) iliu-flops (FFs) in the lowest allocated time frame. These PIS and FFs constitute the set of decision nodes. Our simplified implementation of Multiple Backtrace preserves the advantage of the original Multiple Backtrace against Single Backtrace, that is to say the concurrent search of the best decision to take. In figure 1 , the efficiency of the 25GValued system is illustrated. With a 9-Valued system for example, all the x( ...) values should be replaced with a X value and no differences between x(0Z) and x(lZ) should be seen. In this case an incorrect choice for the decision to take can occur. In the same case, with the 25GValued system, the correct decisions will be taken without any backtrack. In the figure, the circuit values are given at the initial state, the decision values are not implied. 
/ Basic Propagation technique
The propagation is based on a new method which takes the maximum advantage of our 25GValued system. Each time the procedure wants to propagate a fault, it checks where the fault has been propagated in the preceding step (the hult site is the seed of this propagation). Then, from amongst the candidates, i.e., the set of gates with a fault effect on their inputs and an rinspec$ed output, the procedure selects the gate which is the most easily observable with compatible x( ...) values on other inputs (enabling propagation). Following this a propagation decision is taken and all the pending implications are calculated. The alternatives are pushed into the stack in case of backtracking. Figure 2 gives an example of the basic technique:
Figure 2: 2S&Valued system and fault propagation. The fault effect has reached A and B, and A is easier to observe than €3. With a classical value system, every x value represents a "don't care" value and both paths are interpreted as being equivalent by X-path check [AbrYO] . Therefore, A is chosen lo be the next gate to propagate the fault. With our vaIue system, we can see that A cannot propagate the fault, so the only choice is B. The various strategies for fault propagation are discussed later. This technique can be seen as a kind of targeted D propagation.
/ Basic Justification technique a) Backtracking techniques
As previously presented, the Multiple Backtrace is the main heuristic used in the decision tree process. The justification is processed as long as there remains an objective in the J-Frontier [AbrYO]. 'I'he mechanism used is similar to that described in [Fuj83] .
In the context of the bit-oriented coding of the value system, the backtracking process (the testing of alternative decisions), can be of two kinds: (i) inverting the previous decision, (ii) unseting the corresponding failing bit [Gou911. The first technique consists of changing a 0 (respectively 1) to a I (0) when 0 (1) has failed to justify objectives. The other technique in its original version [Gou9l] consists of unseting the bit 0 (1) at the decision node (Pseudo-Primary Inputs) when previous implication failed and implicating the changes. 
In the worst case, the first technique needs 3 backtracks and 1 decision to be pushed onto the decision tree to achieve the result. 'The second one needs 8 backtracks and 3 decisions.
b) Decision Ordering techniques
Our investigations detected another problem occurring in Sequential State justification: this is the relative weight that is given to the Decisions done on the Priniary Inputs and lhe State Decisions done on the Pseudo Primary Inputs. This problem occurs because we use the Multiple Backtrace instead of the Single Backtrace which gives a single decision to take. The Multiple Backtrace gives LIS a set of decisions, with some weights that do not take into account the nature of the decision node: PI o r PPI. The testability measures are not sufficiently efficient to deal with this problem. As a result, we made a preliminary study on the 1SCAS89 benchmarks and found out that the choice of whether to push the PI Decisions or the PPI Decisions first can drastically improve or degrade the performances. Two efficient ordering-and-backtracking techniques have been drawn from this study: 1 -i g and I'I,I first. lorzn uuu.uiiig. Figure 3 illustrates thcse lwo techniques used in reverse processing for state justification.
[1,11. For PI ,first, short poppirig, the Multiple Backtrace proposes a set of Decisions to take, with some weight, so we take the PI decision with the highest weight as the current decision. Following this, when no more PI decisions are to be taken, we push the PPI decisions. When the current time frame is completely justified, a check is made on the prevention of state looping by state cover comparison [Nie91] before stepping to a previous time frame. If a backtrack occurs, the decisions are popped in the reverse order they were pushed.
For I'PZ first. long pou.ping, we take the PPI decision with the highest weight as the current decision. Then, when no more PPI decisions are to be taken, a check on the prevention of state looping is done before we push the PI decisions. When the current time frame is completely justified, a step into the previous time frame can be made. If a backtrack occurs, the PI decisions are popped without considering their alternatives as long as we met a PPI decision that will be considered for backtracking.
e) Illegal State Learning
Illegal state learning [Nie91] is done for each fault during reverse time processing. It is available only during the current fault test generation. Under the condition that no backtrack has occurred due to the faulty state machine, the illegal states learned are kept for all the faults.
These two Backrrackirig Techiliaires and Decision Ordering Teclzrrioiies constitute the first set of Multiple Strategies. Next paragraph discuses more general Strategies.
I11 / Multiple Strategy
Up to the present time the evidence suggestes that no particular test generation strategy has been recognized to be universally the best for all the faults in any circuit. One of the challenges for present-day sequential ATPGs is to PPI : pseudo primary inputs have the ability to switch easily from one strategy lo another, depending on the testability degree of the targeted fault in a given circuit. In particular, it has been pointed out by Min [Mi11891 that during the backtrace process it may be useful (in terms of number of backtracks) to use a comhination of various search strategies rather than a single one. The advantage of this concept is that a hard-to-detect fault can be detected by a particular strategy well suited for this particular fault. A badly suited strategy requires a large number of backtracks to converge to a solution, a better strategy will result in more easy convergence.
MOSAIC allows the use of various alternative strategies and a counter of aborted faults provides information about the historical efficiency of each strategy. From this information, the best strategy at any time (i.e., the one with the smallest counter) is used in the attempt to catch the current fault. This approach is similar to that used by [Min89] and [WaiSU] , with certain differences. In the Multiple Strategy approach of Min, Single Backtrace was performed, so that strategies were oriented by a classification based on objective satisfaction ordering. In MOSAIC we perform Multiple Backtrace where no priority is given to objectives. Therefore we made a classification of orthogonal strategies based on the criterion of generation phase ordering, i.e. the ordering of the propagation and justification phases. The choice of the best strategy to apply at any time is an auto-adaptive process. In practice, after an adaptative phase (during which the strategy choice is arbitrarily done) the best suited strategy is first applied to the current fault. For a small set of faults, several strategies are tried before classifying them as either redundant or aborted. The set-up is defined in this paper as the sensitization of a given stuck-at value. The main strategies are listed here: a) Set-iip I pro.uaparioii jirst I jirsrificariori last, 6) Set-up I interlaced provagatioii arid ,iirsrificarion.
For example, circuit c6288 which is a multiplier, has a huge number of paths. Attempting to sensitize an entire path from the fault site to a PO and then justify it in one shot, such as Set-tip I Iwopgntiori first 1 jrrstijicntiori lcrst strategy will probably fail. Instead, by applying a small propagation then immediately justifying it, the next propagation step is constrained to be done correctly. This is the reason why the Set-lip I iitierlaced propagation arid jiistijicatiori is efficient in that case.
The Ser-iip I propagarion first I jirsrijiciiriorz lasr strategy can be interpreted in terms of human reasoning as a deductive process where a solution is first searched for based on much hypothesis or assumption, and then when found, a second phase of reasoning deals with the verification of hypothesis. This was the high-level mechanism of the D-Algorithm [Rotlh66].
The Set-tip I iriterlaced propagario/i and jiistifcnfiori can be interpreted as a small step-by-step deductive search, where a part of the solution is found and corresponding hypothesis immediately verified.
We now examine these two strategies in detail. Figure 4 illuslrates the Multiple-Strategy Switching in a single time frame.
Propagation First
Justification Last -A fault cone flag is set, in time frame 0, from fault site to primary outputs and sequential elements inputs. The propagation e~igi~ie is used until fault effect reaches either a primary output or a sequential element input. In the second case, an additional positive time frame is allocated, fadt cone is updated and propagation is launched again in this new time flrame. At the end of this phase we obtain the set of all the time frames allocated by propagation, i.e. from 10 (the set-up time frame) to t n (the first time frame for which the fault appears on a PO). During the propagation, the breaking of state looping is ensured by state cover comparison whenever a new time frame is allocated. . Fault effect has reached PPOs in time frame -1 [NieYl].
We did not find a justification sequence for the corresponding propagation sequence but a self initialization sequence. As a result, we re-propagate with this new knowledge (we keep the previous propagation sequence in case of backtracking The rule to choose between the two time strategies is simple, if there is a previous state information available for a fault [Ono911 (Ke1931, choose Forward Only time processing for this fault, choose Forward Reverse time processing elsewhere. A general overview of the test generation process is given in figure 5 . The previous state information problem is solved by keeping in memory (after every fault simulation) the list of the FFs reached by each fault effect, with the associated bad value and the fault-free circuit state. In figure 5 , we can see that fault f l is detected using 3 time frames, time frame to is the set-up time frame (where tault is activated), time frame tl is the time frame where the observation of the fault effect is allowed, and time frame t l is the time frame where all the states arejustified ( values on PPI in time frame t-1 are x( ...) or U ). Then during the fault simulation phase applied on f l test sequence, some previous state information is learned for faults M and f3. Fault f2 is chosen to be tried by Forward Only time strategy. For fault f3, previous state information is kept and used for the next fault simulation phase. In tliis example, an explicit initialization sequence is nccded for fault f l . On the other hand, the initialization sequences for faults f2 and f3 are implicitly contained in prcvious initialization and propagation sub-sequences. In practice a large number of faults will have a prwioz/s stare irflomnriorr after fault simulation, so we choose to try the faults which have the greatest activity (the greatest number of FFs reached) first. This is done until one is detected. We can limit the maximum number of tries before switching again in Forward Reverse Time
Processing. This heuristic reduces the global number of vectors generated. For example, s382, s400, s420, s444, s820, s834, ~1 4 8 8 , ~1 4 9 4 are treated powerfully with the first one, while s208, ~298, s344, s526, ~1196, ~1238, ~13207, ~1423, ~1.5850 are treated powerfully by the second one. Some further investigations need to be done. Table 3 gives an experiment conduced o n s400 using an UltraSparc 175 Mhz to illustrate the effectiveness of the different strategies. The conditions are identical for each experiment: 1000 backtracks max. per fault, SO0 time frames max. for forward or reverse processing, 1 pass on the fault list. The best configuration of strategy is the first one for this particular circuit. The second one generates more vectors because it does not benefit from the previous state knowledge and the Forward-Only strategy. The other combinations achieve less fault coverage in that particular case so they are not interesting. components and (iv) use unresettable flip-flops. A multiple strategy approach has been chosen to profit from presented on the complete set of ISCAS89 benchmarks. Without using any learning techniques [Sch89] , which are known to be inefficient on huge circuits (due to memory need), we achieve a high fault coverage in a compact test length. These good results are due to the following concepts used in MOSAIC. First, we introduce a new value system, the 25GValued model, that gives increased accuracy for defining unspecified values. Second, we choose to use two different backtracking mechanisms and two decision orderings. Finally, we give MOSAIC the ability to switch between various Search Strategies and Time Strategies, which is the best way to detect the greatest number of different fault types. Multiple Backtrace technique have been extended to (he sequential domain largely thanks lo the different decision orderings. Impressive results are obtained compared to HITEC in terms of fault coverage increase, test length and CPU time reduction. Future extensions of this work will concern the improvement of choice between the large set of strategies we have and preprocessing for untestable faults identification.
V / Strategy Choice
VI / Results
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